vai al contenuto della pagina vai al menu di navigazione

Many-core systems on chip architecture

The main goal is to design highly scalable parallel computing architectures to be integrated on a single chip in nanometer technology. The targeted application domains are computer visione, multimedia distributed control. The main design constraints are extreme energy efficiecy (multi GOPS/W), reliability and variation tolerance.

Research staff

Research lab

EEES - Energy-efficient Embedded Systems